

Lecture 7
Analysis of Current Amplifiers

Prof. Guoyong Shi

shiguoyong@sjtu.edu.cn

Department of Micro/Nano-electronics


Shanghai Jiao Tong University

Fall 2015


Outline

- **Symmetric current amplifier (DC, AC analysis)**
- **Asymmetric current amplifier (DC, AC analysis)**

Useful Current Amplifier Cells



Symmetric current amplifier





Asymmetric current amplifier

Symmetric: Detailed Analysis

I. **Symmetric** current amplifier (DC, AC analysis)

Symmetric Current Amplifier

$$\Delta I_{out} \equiv I_{D2} - I_{D3}$$




$$\Delta V_{in}$$

$$\Delta V_{in} \equiv V_{in0} - V_{in1}$$

HW: Please verify this circuit using HSPICE.

DC Analysis (Math)



$$V_{GS3} = V_G - V_1; \quad V_{GS2} = V_G - V_0;$$

$$\Delta V_{in} \equiv V_0 - V_1 = V_{GS3} - V_{GS2}$$

$$I_D = \frac{\mu_n C_{ox} (W/L)}{2} (V_{GS} - V_{TH})^2$$

$$V_{GS} - V_{TH} = K \sqrt{I_D}$$

$$K = \sqrt{\frac{2}{\mu_n C_{ox} (W/L)_2}}$$

$$\begin{cases} \Delta V = K(\sqrt{I_{D3}} - \sqrt{I_{D2}}) \\ I_{D3} + I_{D2} = I_0 \end{cases}$$

$$\Delta V = K(\sqrt{I_{D3}} - \sqrt{I_{D2}})$$

(taking square)

$$\left(\frac{\Delta V}{K}\right)^2 = (\sqrt{I_{D3}} - \sqrt{I_{D2}})^2 = I_{D3} + I_{D2} - 2\sqrt{I_{D2}I_{D3}}$$

(solve)

$$2\sqrt{I_{D2}I_{D3}} = I_0 - \left(\frac{\Delta V}{K}\right)^2$$

$$I_0 = I_{D3} + I_{D2}$$


Math (cont'd)

$$I_{D3} + I_{D2} = I_0$$

$$\Delta I \equiv I_{D2} - I_{D3} = \pm \sqrt{(I_{D2} - I_{D3})^2} = \pm \sqrt{(I_{D2} + I_{D3})^2 - 4I_{D2}I_{D3}}$$

$$2\sqrt{I_{D2}I_{D3}} = I_0 - (\Delta V / K)^2$$

$$= \pm \sqrt{I_0^2 - \left[I_0 - \left(\frac{\Delta V}{K} \right)^2 \right]^2} = \pm I_0 \sqrt{1 - \left\{ 1 - \left(\frac{\Delta V}{K\sqrt{I_0}} \right)^2 \right\}^2}$$



$$\Delta I \equiv I_{D2} - I_{D3} = \pm I_0 \sqrt{1 - \left[1 - \left(\frac{\Delta V}{K\sqrt{I_0}} \right)^2 \right]^2}$$


Next we get the limiting values ...

Math (cont'd)

$$\Delta V_{in} = K(\sqrt{I_{D3}} - \sqrt{I_{D2}})$$

$$\Delta I \equiv I_{D2} - I_{D3} = \pm I_0 \sqrt{1 - \left[1 - \left(\frac{\Delta V}{K\sqrt{I_0}} \right)^2 \right]^2}$$

$$I_0 = I_{D3} + I_{D2}$$



(Limiting values)

$$\text{If } I_{D2} = I_0; \quad I_{D3} = 0$$

\Rightarrow

$$\begin{cases} \Delta V_{in} = -K\sqrt{I_0} \\ \Delta I = +I_0 \end{cases}$$

the left end

$$\text{If } I_{D2} = 0; \quad I_{D3} = I_0$$

\Rightarrow


$$\begin{cases} \Delta V_{in} = +K\sqrt{I_0} \\ \Delta I = -I_0 \end{cases}$$

the right end

DC Characteristics

$$\begin{cases} \Delta V_{in} = -K\sqrt{I_0} \\ \Delta I_{out} = +I_0 \end{cases}$$

$$\begin{cases} \Delta V_{in} = +K\sqrt{I_0} \\ \Delta I_{out} = -I_0 \end{cases}$$




$$\Delta V_{in} = -K\sqrt{I_0}$$


$$\Delta V_{in} := V_0 - V_1$$

$$\Delta V_{in} = +K\sqrt{I_0}$$

Symmetric Current Amplifier - Summary




$$\Delta I_{out} \equiv I_{D2} - I_{D3}$$




$$\Delta V_{in} \equiv V_0 - V_1$$

Positive input Δ voltage switches on the right transistor (M3) and proportionally the drain current of the right outer transistor (M1). Negative input Δ voltage produces the opposite switching.


Symmetric: Small-signal Analysis



Half circuit small-signal model




Small-signal Analysis (cont'd)




$$\frac{1}{g_{m2}} = \frac{v_{GS2}}{i_{DS2}}$$

$$Y_L := G_L + sC_L$$

$$Y_G := g_{m2} + s(C_{GS0} + C_{GS2})$$



(cont'd)



@ Drain:

$$Y_L \frac{V_{od}}{2} + \frac{1}{r_{do}} \left(\frac{V_{od}}{2} - V_S \right) + g_{m0} (V_G - V_S) = 0 \quad (1)$$

@ Source:

$$-Y_L \frac{V_{od}}{2} + Y_G (V_G - V_S) = \frac{1}{R_S} \left(V_S - \frac{V_{id}}{2} \right) \quad (2)$$


By (1) \rightarrow $(1 + r_{do} Y_L) \frac{V_{od}}{2} + (1 + r_{do} g_{m0}) (V_G - V_S) - V_G = 0$

By (2) \rightarrow $-R_S Y_L \frac{V_{od}}{2} + (1 + R_S Y_G) (V_G - V_S) - V_G = -\frac{V_{id}}{2}$

(cont'd)

$$(1 + r_{do}Y_L)\frac{V_{od}}{2} + (1 + r_{do}g_{mo})(V_G - V_S) - V_G = 0 \quad \times(1 + R_S Y_G)$$

$$+ \quad -R_S Y_L \frac{V_{od}}{2} + (1 + R_S Y_G)(V_G - V_S) - V_G = -\frac{V_{id}}{2} \quad \times(-1)(1 + r_{do}g_{mo})$$



$$(1 + R_S Y_G)(1 + r_{do}Y_L)\frac{V_{od}}{2} - (1 + R_S Y_G)V_G \\ + R_S Y_L (1 + r_{do}g_{mo})\frac{V_{od}}{2} + (1 + r_{do}g_{mo})V_G = (1 + r_{do}g_{mo})\frac{V_{id}}{2}$$

The other half circuit will give a similar equation for V_{id}^- and V_{od}^- .


$$\left\{ (1 + R_S Y_G)(1 + r_{do}Y_L) + R_S Y_L (1 + r_{do}g_{mo}) \right\} \frac{V_{od}^\pm}{2} + (\cancel{r_{do}g_{mo}} - R_S Y_G)V_G \\ = (1 + r_{do}g_{mo})\frac{V_{id}^\pm}{2}$$


cancelling the common-mode term

Symmetric: Small-signal analysis

$$\left\{ (1 + R_S Y_G)(1 + r_{do} Y_L) + R_S Y_L (1 + r_{do} g_{mo}) \right\} v_{od} = (1 + r_{do} g_{mo}) v_{id}$$

AC gain


$$A(s) = \frac{v_{od}}{v_{id}} = \frac{1 + g_{m0} r_{d0}}{[(1 + Y_G r_S) r_{d0} + (1 + g_{m0} r_{d0}) R_S] Y_L + (1 + Y_G R_S)}$$


$$A(s) = \frac{A_{ig}}{(1 + Y_G R_S)(1 + r_{d0} Y_L) + A_{ig} R_S Y_L} \quad A_{ig} = 1 + g_{m0} r_{d0}$$


AC (cont'd)

$$A(s) = \frac{A_{ig}}{(1 + R_S Y_G)(1 + r_{d0} Y_L) + A_{ig} R_S Y_L} \equiv \frac{A_{ig}}{D(s)}$$

$$Y_L := G_L + sC_L; \quad Y_G := g_{m2} + s(C_{GS0} + C_{GS2}) = g_{m2} + sC_{GS}$$

$$C_{GS} \triangleq (C_{GS0} + C_{GS2})$$

$$D(s) \equiv (1 + R_S Y_G)(1 + r_{d0} Y_L) + A_{ig} R_S Y_L$$



$$A(s) = \frac{A_{ig}}{\boxed{\{G_L[r_{d0}(1 + g_{m2}R_S) + A_{ig}R_S]\}} \left(1 + \frac{s}{p_1}\right)\left(1 + \frac{s}{p_2}\right)}$$

See derivation in the following pages

Approximations

$$Y_G := g_{m2} + sC_{GS}; \quad Y_L := G_L + sC_L;$$

$$\begin{aligned} D(s) &= [1 + R_S Y_G][1 + r_{d0} Y_L] + A_{ig} R_S Y_L \\ &= [1 + R_S (g_{m2} + sC_{GS})][1 + r_{d0} (G_L + sC_L)] + A_{ig} R_S (G_L + sC_L) \\ &= 1 + R_S (g_{m2} + sC_{GS}) + r_{d0} (G_L + sC_L) \\ &\quad + R_S r_{d0} (g_{m2} + sC_{GS})(G_L + sC_L) + A_{ig} R_S (G_L + sC_L) \end{aligned}$$

Terms of s^0 : $= 1 + \cancel{R_S g_{m2}} + r_{d0} G_L + R_S r_{d0} g_{m2} G_L + A_{ig} R_S G_L$

Terms of s^1 : $= \cancel{R_S C_{GS}} + r_{d0} C_L + R_S r_{d0} (g_{m2} C_L + G_L C_{GS}) + A_{ig} R_S C_L$

Terms of s^2 : $= R_S r_{d0} C_{GS} C_L$

Approximation (cont'd)


$$\text{Terms of } s^0: = G_L \left[r_{d0} (1 + R_S g_{m2}) + A_{ig} R_S \right] = G_L B$$

$$\text{Terms of } s^1: = C_L \left[r_{d0} (1 + R_S g_{m2}) + A_{ig} R_S \right] + R_S r_{d0} G_L C_{GS} = C_L B + R_S r_{d0} G_L C_{GS}$$

$$\text{Terms of } s^2: = R_S r_{d0} C_{GS} C_L = EC_L$$

$$B \equiv \left[r_{d0} (1 + R_S g_{m2}) + A_{ig} R_S \right]$$

$$E \equiv R_S r_{d0} C_{GS}$$




$$D(s) = G_L B + s (C_L B + R_S r_{d0} G_L C_{GS}) + s^2 (R_S r_{d0} C_{GS} C_L)$$

$$= \left\{ G_L B + s (C_L B + E G_L) + s^2 (E C_L) \right\}$$

$$= \left\{ G_L B + s (B C_L + G_L E) + s^2 (E C_L) \right\}$$

$$= (G_L + s C_L)(B + s E) = 0$$

(cont'd)



$$D(s) = (G_L + sC_L)(B + sE) = 0$$

$$p_1 = \frac{G_L}{C_L}$$

$$A(s) = \frac{A_{ig}}{\{G_L[r_{d0}(1 + g_{m2}R_S) + A_{ig}R_S]\} \left(1 + \frac{s}{p_1}\right) \left(1 + \frac{s}{p_2}\right)}$$

$$p_2 = \frac{B}{E} = \frac{r_{d0}(1 + g_{m2}R_S) + A_{ig}R_S}{(C_{GS0} + C_{GS2})r_{d0}R_S}$$

The 2nd pole is far apart from the 1st one; practically can be considered as a **one-pole system** defined by the load (GL // CL).



$$Y_L := G_L + sC_L;$$

$$|r_{d0}Y_L| \gg 1$$


Asymmetric: Detailed Analysis

II. Asymmetric current amplifier (DC, AC analysis)

Asymmetric Current Amplifier



Asymmetric C.A. (DC analysis)



$$\Delta I = f(\Delta V)$$

$$V_0 = V_1; \quad \frac{I_1}{I_0} = \frac{(W/L)_1}{(W/L)_0};$$


$$\Delta V = V_0 - V_1$$

$$V_{eff1} \equiv V_{GS1} - V_{th} = V_G - V_1 - V_{th}$$



$$\begin{aligned} I_0 &= \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)_0 (V_G - V_0 - V_{th})^2 \\ &= \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)_0 \underbrace{(V_G - V_1 - V_{th})}_{V_{eff1}} \underbrace{+ (V_1 - V_0)}_{\Delta V}^2 \\ &= \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)_0 (V_{eff1} - \Delta V)^2 \end{aligned}$$

$$\Delta I = I_1 - I_0 = I_1 - \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)_0 (V_{eff1} - \Delta V)^2$$

A quadratic function!




Asymmetric: Small Signal Analysis



Asymmetric: Small Signal Analysis (cont'd)

$$Y_L \equiv G_L + sC_L$$


$$Y_0 \equiv g_{m0} + sC_{GS0}$$



Write equations at nodes (a) & (b):

@ (a) $Y_0 V_G = sC_{GS1}(V_i - V_G);$

@ (b) $g_{m1}(V_G - V_i) + \frac{1}{r_{d1}}(V_o - V_i) = -Y_L V_o;$



$$A(s) = \frac{v_o}{v_i} = \frac{1}{(1 + r_{d1}Y_L)} \frac{(1 + g_{m1}r_{d1})Y_0 + sC_{GS1}}{(Y_0 + sC_{GS1})}$$

Asymmetric: Small-signal Analysis (cont'd)


$$A(s) = A_0 \frac{\left(1 + \frac{s}{z_1}\right)}{\left(1 + \frac{s}{p_1}\right)\left(1 + \frac{s}{p_2}\right)}$$

$$A_0 = \frac{1 + g_{m1}r_{d1}}{1 + G_L r_{d1}} \approx \frac{g_{m1}}{G_L} \leftarrow \text{output conductance}$$

$$z_1 = \frac{g_{m0}}{C_{GS0} + [C_{GS1} / (1 + g_{m1}r_{d1})]} \approx \frac{g_{m0}}{C_{GS0}}$$

$$p_1 = \frac{1 + r_{d1}G_L}{r_{d1}C_L} \approx \frac{G_L}{C_L};$$

$$p_2 = \frac{g_{m0}}{C_{GS0} + C_{GS1}}$$



Practically one-pole system again

Designs Applying Current Amplifier


Example 2 – Enhancing output imped.

This example uses **asymmetric current amplifier (M7-M8); NMOS configuration**

simple cascode

Output of Asym CM

Sees higher voltage given the same ID



$$V_{D7} \geq V_{eff} + 2V_{th}$$

$$V_{DS7} \geq 2V_{th}$$

→ V_{GS} of M_0 enhanced!

$$r_{d0} \rightarrow r_{d0}(g_{m8}r_{d8})$$



the CM enhances the impedance seen by Src of M1

High Output Impedance

- This configuration is very useful;
- A current mirror/amplifier with **very high output impedance**.
- M1 is **common gate**; the output impedance depends on *the impedance at the **source of M1***.
- For a simple cascode the source impedance would be equal to r_{d0} of M0 \rightarrow output impedance = $r_{d0}(g_{m1}r_{d1})$.
- But due to addition of the current amplifier (M7-M8), **the impedance seen by the source of M1 becomes $r_{d0}x(g_{m8}r_{d8})x(g_{m1}r_{d1})$** , a much higher impedance.

Example 2 (cont'd, P-channel Implem.)

PMOS configuration




Wider range of hi imp

(Comments)

- The high output impedance exists for a **wider range** of the voltages at the drain of M6;
- even when transistors **M4 and M5 are entering the triode** range of operation, the gain of the current amplifier M6, M7 is still high.
- The circuit is functioning even if transistor **M6 enters into triode operation**;
- The circuit stops functioning when the voltage **at the drain of M6** is within 100 mV from the power supply voltage.

Example 3: Max / Min Current Selector




$I_{out} = \min(I_{in1}, I_{in2})$, if $I_{in1} \neq I_{in2}$ with large difference

Minimum current selector

When both currents are equal, i.e., $I_{in1} = I_{in2}$, the output current $I_{out} = I_{in1} = I_{in2}$ (**verify it!**).


When one of them increases (significantly larger than the other), the output current approximates the **smaller one**.

(See next page)



K.-J. de Langen, and J.H. Huijsing, Compact Low-voltage and High-speed CMOS, BiCMOS and Bipolar Operational Amplifiers, Kluwer, 1999

Min Current Selector – How does it work?




CM: Current Mirror

If $I_{in1} \gg I_{in2}$, the voltage drop across **M0** goes high, increasing the gate voltage of **M1** →

M3 moves out of triode operation (V_{D3} rises) → the CM M3-M2 functions, providing $I_{out} = I_{in2}$.

If $I_{in2} \gg I_{in1}$, → **M3 enters triode operation** ($\because V_{G3}$ goes high) and **M3 is ON** (r_{o3} small) → Then **M0-M1 function as CM** and $I_{out} \approx I_{in1}$ (the smaller).

Bipolar Min/max Selector



Bipolar min/max voltage selector :
 $V_o = \min(V_{in1}, V_{in2})$

(bipolar transistors can be replaced
by MOSFETs)

Please simulate this circuit.


Reference

- This lecture has made reference to Prof. **Igor Filanovsky**'s tutorial lecture on opamp design.
- He presented it during a tutorial session on the Midwest Symp. CAS in Seoul, 2011.


Appendix

p-Channel Cells


The counterpart cells using p-channel (PMOS) transistors



Current mirror



Symmetric current amplifier



Asymmetric current amplifier