### Hierarchical Exact Symbolic Analysis of Large Analog Integrated Circuits By Symbolic Stamps

Hui Xu, Guoyong Shi and Xiaopeng Li School of Microelectronics, Shanghai Jiao Tong Univ. Shanghai, China

Presentation at Asia South-Pacific Design Automation Conference (ASPDAC), Yokohama, Jan. 2010.

# Contents

- Motivation and Background
- The Idea of "Symbolic Stamp"
- Implementation
- Experimental Results
- Conclusion

# **Motivation**

### **Small Case**

Can be handled by existing exact symbolic analysis method



### Large Case

 Cannot be handled by existing exact symbolic analysis method



# **Possible Application**

#### • Graphical Sensitivity Analysis<sup>[16]</sup>





# Motivation: Exact Analysis

- Many circuit characteristics (sensitivity, poles, zeros) require an "exact" symbolic expression of H(s).
- Exact symbolic analysis of large analog circuits (20 ~50 MOSFETs) is not easy.



### Symbolic Analysis



### **Representative Methods**

• Algebraic Methods – Determinant Decision Diagram<sup>[15]</sup>



• Graph-based Methods – Graph Pair Decision Diagram<sup>[16]</sup>



[15] C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams," *IEEE Trans. on Computer-Aided Design*, vol. 19, no. 1, pp. 1-18, Jan., 2000.

[16] G. Shi, W. Chen and C.-J. Shi, "A Graph Reduction Approach to Symbolic Circuit Analysis," in Proc. Asia and South-Pacific Design Automation Conference (ASPDAC), Yokohama, Japan, pp. 197-202, Jan., 2007.

### From Binary Tree to BDD

• Binary Tree



### Reduced Ordered BDD





## **Determinant Decision Diagram**

- Represent a determinant by BDD
- Treat Laplace Expansion as binary decisions



# Minor Sharing<sup>[25]</sup>





# **Graph Pair Reduction Diagram**

- Represent the transfer function by BDD
- Treat Spanning-Tree Enumeration as binary decisions



### Graph Pair Sharing<sup>[16]</sup>



[16] G. Shi, W. Chen, and C.-J. R. Shi, "A graph reduction approach to symbolic circuit analysis," in *Proc. Asia South-Pacific Design Automation Conference (ASPDAC)*, Yokohama, Japan, Jan. 2007, pp. 197–202.

### Hash Mechanisms

• DDD – By Hashing Minors



• GPDD – By Hashing subgraphs



# Idea of "Symbolic Stamp"

# Symbolic Stamp



• Circuits are naturally hierarchical!

# Assembling Symbolic Stamps



### Procedure

### 2. Build symbolic stamp of each sub-block



# Symbolic R Stamp (y<sub>11</sub>)



Page 21

# Symbolic R Stamp (y<sub>12</sub>)



Page 22

# Symbolic Stamp Computation



Four-root GPDD for R symbolic stamp

## Why GPDD for symbolic stamp

l<sub>2</sub> G = 1/R $V_1$  $V_2$ **Direct Link** G

**GPDD** 



### **Hierarchical Structure**



# **Experimental Results**

## Implementation Flow



# Platform Environment

- Programming Language and tools:
   C++
- Test cases are running on an AMD Athlon64
  2.20GHz processor with 2GB memory
- HSPICE 2007 is used for DC operating point analysis

### Benchmark 1

 A rail-to-rail Miller MOSFET amplifier containing 24 transistors



### Benchmark 2

 A MOSFET operational amplifier containing 44 transistors<sup>[26]</sup>



[26] T. McConaghy and G. G. E. Gielen, "Globally reliable variation-aware sizing of analog integrated circuits via response surfaces and structural homotopy," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, no. 11, pp. 1627–1640, Nov. 2009.

2011-11-25

# MOSFET Small Signal Model

• All MOSFETs share one symbolic stamp of the model



■12 symbols

■481 vertices in the multi-root GRDD

# **Test Settings**

- Partition Strategy
  - MOSFET as a sub-circuit
  - Maximize the sharing
- Small-signal Model
   SPICE LEVEL 3<sup>[23]</sup>



[23] A. Vladimirescu and S. Liu, "The simulation of MOS integrated circuits using SPICE2," EECS Department, University of California, Berkeley, Tech. Rep. UCB/ERL M80/7, 1980.

# **Performance Summary**

Op-amp Circuit	#Device (T)	#Symb for GPDD	#Symb for DDD	MNA Matrix Size	GPDD  (vertices)	DDD  (vertices)	Time (sec.)	Memory (MB)
Case 1	24	12	104	18x18	481	70,129	1.81	70
Case 2	44	12	140	28x28	481	45,716	1.50	91

#### • Remarks

 Both DDD-based (newly implemented<sup>[25]</sup>) and GPDD-based nonhierarchical simulator<sup>[16]</sup> cannot handle these two circuits.

[16] G. Shi, W. Chen, and C.-J. R. Shi, "A graph reduction approach to symbolic circuit analysis," in *Proc. Asia South-Pacific Design Automation Conference (ASPDAC)*, Yokohama, Japan, Jan. 2007, pp. 197–202.

[25] G. Shi, "A simple implementation of determinant decision diagram," in *Proc. International Conf. on Computer-Aided Design (ICCAD)*, San Jose, CA, USA, Nov. 2010.

### Frequency Response

### Benchmark 1 (24-trans rail to rail MOS amplifier)



Date 2011-11-25

# Conclusion

- Proposed a "symbolic stamp" approach to hierarchical analysis
- Investigated an efficient implementation
- Improved the capacity for "exact" analysis
- More applications for design optimization in the future

# Thanks

Q & A